



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 1 / 51

Copyright ©2017. cAAS. All rights reserved.

Table of Contents

17ECL58 : Hardware Description Language Lab.....	2
A. LABORATORY INFORMATION.....	2
1. Lab Overview.....	2
2. Lab Content.....	2
3. Lab Material.....	3
4. Lab Prerequisites:.....	3
5. General Instructions.....	3
6. Lab Specific Instructions.....	4
B. OBE PARAMETERS.....	4
1. Lab / Course Outcomes.....	4
2. Lab Applications.....	5
3. Articulation Matrix.....	6
4. Mapping Justification.....	6
5. Curricular Gap and Content.....	8
6. Content Beyond Syllabus.....	8
C. COURSE ASSESSMENT.....	9
1. Course Coverage.....	9
2. Continuous Internal Assessment (CIA).....	10
D. EXPERIMENTS.....	11
Experiment 01 : Write Verilog code to realize all the logic gates.....	11
Experiment 02 : Write a Verilog program for the combinational designs.....	12
Experiment 03 : Write a Verilog code to model 32 bit ALU.....	23
Experiment 04 : Develop the Verilog code for the following flip-flops: SR, D, JK and T.....	24
Experiment 05 : Design a 4 bit binary, BCD counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.....	30
Experiment 06 : Write HDL code to display messages on an alpha numeric LCD display.....	34
Experiment 07 : Write HDL code to control speed, direction of DC and Stepper motor.....	35
Experiment 08 : Write HDL code to accept Analog signal, Temperature sensor and display the data on LCD or Seven segment display.....	35
Experiment 10 : Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.) using DAC – change the frequency.....	36
Experiment 11 : Write HDL code to simulate Elevator operation.....	39

Note : Remove “Table of Content” before including in CP Book



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 2 / 51

Copyright ©2017. cAAS. All rights reserved.

17ECL58 : Hardware Description Language Lab

A. LABORATORY INFORMATION

1. Lab Overview

<i>Degree:</i>	BE	<i>Program:</i>	EC
<i>Year / Semester :</i>	3/5	<i>Academic Year:</i>	2019-20
<i>Course Title:</i>	Hardware Description Language Lab	<i>Course Code:</i>	15ECL58
<i>Credit / L-T-P:</i>	4 / 0-1-2	<i>SEE Duration:</i>	180 Minutes
<i>Total Contact Hours:</i>	42 Hrs	<i>SEE Marks:</i>	100 Marks
<i>CIA Marks:</i>	40	<i>Assignment</i>	
<i>Course Plan Author:</i>	Narasimha Murthy R	<i>Sign</i>	Dt : 10/08/2019
<i>Checked By:</i>		<i>Sign</i>	Dt : 10/08/2019

2. Lab Content

Unit	Title of the Experiments	Lab Hours	Concept	Blooms Level
1	Write Verilog code to realize all the logic gates	3	Basic gates functionality	L4 Analyze
2	Write a Verilog program for the following combinational designs a. 2 to 4 decoder b. 8 to 3 (encoder without priority & with priority) c. 8 to 1 multiplexer. d. 4 bit binary to gray converter e. Multiplexer, de-multiplexer, comparator.	6	Combinational logic circuits functionality	L4
3	Write a Verilog code to model 32 bit ALU	3	ALU functionality	L4

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 3 / 51

Copyright ©2017. CAAS. All rights reserved.

4	Develop the Verilog code for the following flip-flops: SR, D, JK and T.	3	Flipflops functionality	L4
5	Design a 4 bit binary, BCD counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.	3	Counters functionality	L4
6	Write HDL code to display messages on an alpha numeric LCD display	3	LCD Display implementation	L4
7	Write HDL code to interface Hex key pad and display the key code on seven segment display.	3	Hex Keypad implementation	L4
8	Write HDL code to control speed, direction of DC and Stepper motor.	3	Motor implementation	L4
9	Write HDL code to accept Analog signal, Temperature sensor and display the data on LCD or Seven segment display.	3	Temperature sensor	L4
10	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.) using DAC – change the frequency.	3	ADC implementation	L4
11	Write HDL code to simulate Elevator operation.	3	Elevator operation.	L4

3. Lab Material

Unit	Details	Available
1	Text books	
		In Lib
2	Reference books	
	Lab manual prepared by Department of E & C Engg, SKIT.	In dept
	HDL Programming (VHDL and Verilog)– Nazeih M.Botros– Dreamtech Press (Available through John Wiley – India and Thomson Learning), 2006 Edition	
3	Others (Web, Video, Simulation, Notes etc.)	

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 4 / 51

Copyright ©2017. cAAS. All rights reserved.

		Not Available

4. Lab Prerequisites:

SNo	Course Code	Base Course: Course Name	Topic / Description	Sem	Remarks
1	17ECL38	Digital Electronics	Knowledge on basic gates, Combinational and Sequential logic circuits	3	

Note: If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

5. General Instructions

SNo	Instructions	Remarks
1	Observation book and Lab record are compulsory.	
2	Students should report to the concerned lab as per the time table.	
3	After completion of the program, certification of the concerned staff in-charge in the observation book is necessary.	
4	Student should bring a notebook of 100 pages and should enter the readings /observations into the notebook while performing the experiment.	
5	The record of observations along with the detailed experimental procedure of the experiment in the Immediate last session should be submitted and certified staff member in-charge.	
6	Should attempt all problems / assignments given in the list session wise.	
7	It is responsibility to create a separate directory to store all the programs, so that nobody else can read or copy.	
8	When the experiment is completed, should disconnect the setup made by them, and should return all the components/instruments taken for the purpose.	
9	Any damage of the equipment or burn-out components will be viewed seriously either by putting penalty or by dismissing the total group of students from the lab for the semester/year	
10	Completed lab assignments should be submitted in the form of a Lab Record in which you have to write the algorithm, program code along with comments and output for various inputs given	

6. Lab Specific Instructions

SNo	Specific Instructions	Remarks
1	Turn on the computer.	

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 5 / 51

Copyright ©2017. CAAS. All rights reserved.

2	Double click on Xilinx ISE 12.1 Project Navigator icon.	
3	Select new project in file menu.	
4	Enter the project name and location as shown below and hit Next.	
5	Select the Family, Device, Package and speed as per the requirements and hit Next.	
6	Create a new source by using new source icon or right click on the device/project folder to create new source.	
7	Select the verilog module and enter the file name in New Source Wizard window and hit Next.	
8	Enter the module name - dataflow/behavioral/structural, port name and select the direction. This will create .v source file. Hit Next and finish the initial project creation.	
9	Write complete VHDL/Verilog code for implementation and save.	
10	Click on implementation and check for syntax using "Check syntax" option under synthesize tab. If any error, edit and correct VHDL/Verilog code and repeat check syntax until zero errors.	
11	Double click on ISIM simulator by selecting simulation mode to complete the functional simulation of your design.	
12	Click on user constraints and select pre synthesis/post synthesis for assigning the ports, select the ports and save. It will generate .ucf file to source file.	
13	Click on Implement design for checking Place, Route and Map.	
14	Click generate programming file to generate the .bit file for loading into FPGA kit.	
15	Select the COM port and load the bit file to FPGA kit and check the results. Note down the results in observation book.	

B. OBE PARAMETERS

1. Lab / Course Outcomes

#	COs	Teach. Hours	Concept	Instr Method	Assessment Method	Blooms' Level
17ECL58.1	Create and verify functionality of various gates at the different level of abstractions.	3	Basic gates functionality	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
17ECL58.2	Design, verify and implement the functionality of various Combinational logic circuits.	6	Combinational logic circuits functionality	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
17ECL58.3	Design and Analyze the functionality of	3	ALU	Tutorial /	CIA	L2,L3,

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 6 / 51

Copyright ©2017. CAAS. All rights reserved.

	32 bit ALU.		functionality	Demonstration/ Practical		L4,L5
17ECL58.4	Design, verify and implement the functionality of Flipflops.	3	Flipflops functionality	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
17ECL58.5	Design, verify and implement the functionality of counters.	3	Counters functionality	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
17ECL58.6	Design the digital system for Interfacing FPGA to alpha numeric LCD display.	3	LCD Display implementation	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
17ECL58.7	Design the digital system for Interfacing FPGA with Hex Keypad.	3	Keypad implementation	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
17ECL58.8	Design the digital system for Controlling the speed and direction of stepper motor using HDL	3	Motor implementation	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
17ECL58.9	Design the digital system for Interfacing FPGA with temperature sensor	3	Temperature sensor	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
17ECL58.10	Study of DAC and generation of different signals using HDL .	3	ADC implementation	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
17ECL58.11	Design Elevator system.	3	Elevator operation.	Tutorial / Demonstration/ Practical	CIA	L2,L3, L4,L5
-	Total	42	-	-	-	-

Note: Identify a max of 2 Concepts per unit. Write 1 CO per concept.

2. Lab Applications

SNo	Application Area	CO	Level
1	Design of adder and multiplier circuits.		L3
2	Design of PLDs, PLAs, PALs.		L3

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: EC.SKIT.Ph5b1.F03		Date: 01-08-2019
Title: Course Lab Manual		Page: 7 / 51

Copyright ©2017. CAAS. All rights reserved.

3	Design of 32 bit Microprocessor and Microcontrollers.		L3
4	Design of counters, shift registers.		L3
5	Design of memory elements		L3
6	Design of digital systems.		L3

Note: Write 1 or 2 applications per CO.

3. Articulation Matrix

(CO – PO MAPPING)

#	Course Outcomes COs	Program Outcomes												Level
		PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	
17ECL58.1	Create and verify functionality of various gates at the different level of abstractions.	2	2	3		3				3			3	L4
17ECL58.2	Design, verify and implement the functionality of various Combinational logic circuits.	2	2	3		3				3			3	L4
17ECL58.3	Design and Analyze the functionality of 32 bit ALU.	2	2	3		3				3			3	L4
17ECL58.4	Design, verify and implement the functionality of Flipflops.	2	2	3		3				3			3	L4
17ECL58.5	Design, verify and implement the functionality of counters.	2	2	3		3				3			3	L4
17ECL58.6	Design the digital system for Interfacing FPGA to alpha numeric LCD display.	2	2	3		3				3			3	L4
17ECL58.7	Design the digital system for Interfacing FPGA with Hex Keypad.	2	2	3		3				3			3	L4
17ECL58.8	Design the digital system for Controlling the speed and direction of stepper motor using HDL	2	2	3		3				3			3	L4
17ECL58.9	Design the digital system for Interfacing FPGA with temperature sensor	2	2	3		3				3			3	L4
17ECL58.10	Study of DAC and generation of different signals using HDL .	2	2	3		3				3			3	L4
17ECL58.11	Design Elevator system.	2	2	3		3				3			3	L4

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 8 / 51

Copyright ©2017. CAAS. All rights reserved.

15ECL58.	Average														

Note: Mention the mapping strength as 1, 2, or 3

4. Mapping Justification

Mapping		Mapping Level	Justification
CO	PO	-	-
CO1	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO1	PO2	L4	Performing experiment allows the easy analysis of problems.
CO1	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO1	PO5	L4	Modern tools are used for designing and analysis of systems.
CO1	PO9	L4	Experiments are done in teams to develop team work.
CO1	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO2	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO2	PO2	L4	Performing experiment allows the easy analysis of problems.
CO2	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO2	PO5	L4	Modern tools are used for designing and analysis of systems.
CO2	PO9	L4	Experiments are done in teams to develop team work.
CO2	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO3	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO3	PO2	L4	Performing experiment allows the easy analysis of problems.
CO3	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO3	PO5	L4	Modern tools are used for designing and analysis of systems.
CO3	PO9	L4	Experiments are done in teams to develop team work.
CO3	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO4	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO4	PO2	L4	Performing experiment allows the easy analysis of problems.
CO4	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO4	PO5	L4	Modern tools are used for designing and analysis of systems.

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 9 / 51

Copyright ©2017. CAAS. All rights reserved.

CO4	PO9	L4	Experiments are done in teams to develop team work.
CO4	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO5	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO5	PO2	L4	Performing experiment allows the easy analysis of problems.
CO5	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO5	PO5	L4	Modern tools are used for designing and analysis of systems.
CO5	PO9	L4	Experiments are done in teams to develop team work.
CO5	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO6	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO6	PO2	L4	Performing experiment allows the easy analysis of problems.
CO6	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO6	PO5	L4	Modern tools are used for designing and analysis of systems.
CO6	PO9	L4	Experiments are done in teams to develop team work.
CO6	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO7	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO7	PO2	L4	Performing experiment allows the easy analysis of problems.
CO7	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO7	PO5	L4	Modern tools are used for designing and analysis of systems.
CO7	PO9	L4	Experiments are done in teams to develop team work.
CO7	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO8	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO8	PO2	L4	Performing experiment allows the easy analysis of problems.
CO8	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO8	PO5	L4	Modern tools are used for designing and analysis of systems.
CO8	PO9	L4	Experiments are done in teams to develop team work.
CO8	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO9	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 10 / 51

Copyright ©2017. CAAS. All rights reserved.

CO9	PO2	L4	Performing experiment allows the easy analysis of problems.
CO9	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO9	PO5	L4	Modern tools are used for designing and analysis of systems.
CO9	PO9	L4	Experiments are done in teams to develop team work.
CO9	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO10	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO10	PO2	L4	Performing experiment allows the easy analysis of problems.
CO10	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO10	PO5	L4	Modern tools are used for designing and analysis of systems.
CO10	PO9	L4	Experiments are done in teams to develop team work.
CO10	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.
CO11	PO1	L4	The basic engineering knowledge is applied for the basic digital integrated circuit coding.
CO11	PO2	L4	Performing experiment allows the easy analysis of problems.
CO11	PO3	L4	Designing a digital system to meet the specific needs within the realistic constraints can be done.
CO11	PO5	L4	Modern tools are used for designing and analysis of systems.
CO11	PO9	L4	Experiments are done in teams to develop team work.
CO11	PO12	L4	Practical knowledge inculcates inquisitiveness towards continuous learning.

Note: Write justification for each CO-PO mapping.

5. Curricular Gap and Content

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
1					
2					
3					
4					
5					

Note: Write Gap topics from A.4 and add others also.

6. Content Beyond Syllabus

SNo	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
-----	-----------	-----------------	------------------	------------------	------------

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code: EC.SKIT.Ph5b1.F03		Date: 01-08-2019
Title: Course Lab Manual		Page: 11 / 51

Copyright ©2017. CAAS. All rights reserved.

1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					

Note: Anything not covered above is included here.

C. COURSE ASSESSMENT

1. Course Coverage

Unit	Title	Teaching Hours	No. of question in Exam							CO	Levels
			CIA-1	CIA-2	CIA-3	Asg-1	Asg-2	Asg-3	SEE		
1	Write Verilog code to realize all the logic gates	03	1	-	-	-	-	-	1	CO1	L2
2	Write a Verilog program for the following combinational designs a. 2 to 4 decoder b. 8 to 3 (encoder without priority & with priority) c. 8 to 1 multiplexer. d. 4 bit binary to gray converter e. Multiplexer, de-multiplexer, comparator.	03	1	-	-	-	-	-	1	CO2	L3
3	Write a Verilog code to model 32 bit ALU	03	1	-	-	-	-	-	1	CO3	L3
4	Develop the Verilog code for the following flip-flops: SR, D, JK and T.	03	1	-	-	-	-	-	1	CO4	L3
5	Design a 4 bit binary, BCD	03	1	-	-	-	-	-	1	CO5	L4

EC

Prepared by

Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 12 / 51

Copyright ©2017. CAAS. All rights reserved.

	counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.										
6	Write HDL code to display messages on an alpha numeric LCD display	03	1	-	-	-	-	-	1	CO6	L4
7	Write HDL code to interface Hex key pad and display the key code on seven segment display.	03	1	-	-	-	-	-	1	CO7	L4
8	Write HDL code to control speed, direction of DC and Stepper motor.	03	-	1	-	-	-	-	1	CO8	L4
9	Write HDL code to accept Analog signal, Temperature sensor and display the data on LCD or Seven segment display.	03	-	1	-	-	-	-	1	CO9	L4
10	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.) using DAC - change the frequency.	03	-	1	-	-	-	-	1	CO10	L4
11	Write HDL code to simulate Elevator operation.	03	-	1	-	-	-	-	1	CO11	L4
-	Total	42	7	8	5	5	5	5	20	-	-

Note: Write CO based on the theory course.

2. Continuous Internal Assessment (CIA)

Evaluation	Weightage in Marks	CO	Levels
CIA Exam - 1	30	CO1, CO2, CO3, CO4	L23, L3
CIA Exam - 2	30	CO5, CO6, CO7, CO8	L1, L2, L3 ..
CIA Exam - 3	30	CO9, CO10, CO11	L1, L2, L3 ..
Assignment - 1	05	CO1, CO2, CO3, CO4	L2, L3, L4 ...
Assignment - 2	05	CO5, CO6, CO7, CO8	L1, L2, L3 ...
Assignment - 3	05	CO9, CO10, CO11	L1, L2, L3 ...
Seminar - 1	05	CO1, CO2, CO3, CO4	L2, L3, L4 ..
Seminar - 2	05	CO5, CO6, CO7, CO8	L2, L3, L4 ..
Seminar - 3	05	CO9, CO10, CO11	L2, L3, L4 ..

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 13 / 51

Copyright ©2017. cAAS. All rights reserved.


Other Activities – define – Slip test		CO1 to CO11	L2, L3, L4 . . .
Final CIA Marks	40	-	-

SNo	Description	Marks
1	Observation and Weekly Laboratory Activities	05 Marks
2	Record Writing	10 Marks for each Expt
3	Internal Exam Assessment	20 Marks
4	Internal Assessment	5 Marks
5	SEE	600 Marks
-	Total	100 Marks

D. EXPERIMENTS

Experiment 01 : Write Verilog code to realize all the logic gates

–	Experiment No.:	1	Marks		Date Planned		Date Conducted	
1	Title	Write verilog code to realize all the logic gates						
2	Course Outcomes	Create and verify functionality of various gates at the different level of abstractions.						
3	Aim	Write Verilog code to realize all the logic gates in behavioural, dataflow and gate level modeling.						
4	Material / Equipment Required	Lab Manual						
5	Theory, Formula, Principle, Concept	Basic structure of programming in verilog, Logical expression and Truth table for all the logic gates.						



EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 14 / 51

Copyright ©2017. CAAS. All rights reserved.

6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: write programming step 3: save the program step 4: check syntax step 5: if error then correct the errors step 6: simulate the design step 7: FPGA implementation step 8: stop 																																																						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<p>Verilog code</p> <pre> module logicgates(input a,b, output c_and,d_or,e_xor,f_not_a,g_nand, h_nor, i_xnor); assign c_and= a & b; assign d_or= a b; assign e_xor= a^b; assign f_not_a= ~a; assign g_nand= ~(a&b); assign h_nor= ~(a b); </pre> <p>Truth Table</p> <table border="1"> <thead> <tr> <th colspan="2">Input</th> <th colspan="7">Output</th> </tr> <tr> <th>a</th> <th>b</th> <th>c_and</th> <th>d_or</th> <th>e_xor</th> <th>f_not_a</th> <th>g_nand</th> <th>h_nor</th> <th>i_xnor</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> </tbody> </table> <ul style="list-style-type: none"> Truth table verification 	Input		Output							a	b	c_and	d_or	e_xor	f_not_a	g_nand	h_nor	i_xnor	0	0	0	0	0	1	1	1	1	0	1	0	1	1	1	1	0	0	1	0	0	1	1	0	1	0	0	1	1	1	1	0	0	0	0	1
Input		Output																																																						
a	b	c_and	d_or	e_xor	f_not_a	g_nand	h_nor	i_xnor																																																
0	0	0	0	0	1	1	1	1																																																
0	1	0	1	1	1	1	0	0																																																
1	0	0	1	1	0	1	0	0																																																
1	1	1	1	0	0	0	0	1																																																
8	Observation Table, Look-up Table, Output																																																							
9	Sample Calculations	<ul style="list-style-type: none"> - 																																																						



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 15 / 51

Copyright ©2017. CAAS. All rights reserved.

10	Graphs, Outputs	
11	Results & Analysis	<ul style="list-style-type: none"> The logic Gates have been realized and simulated using HDL codes.
12	Application Areas	<ul style="list-style-type: none"> To write the verilog program
13	Remarks	
14	Faculty Signature with Date	

Experiment 02 : Write a Verilog program for the combinational designs

-	Experiment No.:	2	Marks		Date Planned		Date Conducted	
1	Title	Write a Verilog program for the combinational designs						
2	Course Outcomes	Design, verify and implement the functionality of various Combinational logic circuits.						
3	Aim	Write a Verilog program for the following combinational designs a. 2 to 4 decoder						
4	Material Equipment Required	/Lab Manual						
5	Theory, Formula, Principle, Concept	<p>Boolean Expression</p> $y0 = \bar{a} \cdot \bar{b} \cdot en$ $y1 = \bar{a} \cdot b \cdot en$ $y2 = a \cdot \bar{b} \cdot en$ $y3 = a \cdot b \cdot en$						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: write programming step 3: save the program step 4: check syntax step 5: if error then correct the errors 						

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 16 / 51

Copyright ©2017. cAAS. All rights reserved.

		<ul style="list-style-type: none"> step 6:simulate the design 																																																	
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<p>VERILOG CODE</p> <pre> module dec2_4 (a,b,en,y0,y1,y2,y3) input a, b, en; output y0,y1,y2,y3; assign y0= (~a) & (~b) & en; assign y1= (~a) & b & en; assign y2= a & (~ b) & en; assign y3= a & b & en; endmodule </pre>																																																	
8	Observation Table, Look-up Table, Output	<p style="text-align: center;">Truth Table</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="3">Input</th> <th colspan="4">Output</th> </tr> <tr> <th>en</th> <th>a</th> <th>b</th> <th>y3</th> <th>y2</th> <th>y1</th> <th>y0</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>X</td> <td>X</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table> <ul style="list-style-type: none"> Truth table verification 	Input			Output				en	a	b	y3	y2	y1	y0	1	0	0	0	0	0	1	1	0	1	0	0	1	0	1	1	0	0	1	0	0	1	1	1	1	0	0	0	0	X	X	0	0	0	0
Input			Output																																																
en	a	b	y3	y2	y1	y0																																													
1	0	0	0	0	0	1																																													
1	0	1	0	0	1	0																																													
1	1	0	0	1	0	0																																													
1	1	1	1	0	0	0																																													
0	X	X	0	0	0	0																																													
9	Sample Calculations																																																		
10	Graphs, Outputs	<p>Simulation Waveforms</p> <table border="1" style="display: inline-table; margin-right: 20px;"> <thead> <tr> <th>Name</th> <th>Value</th> </tr> </thead> <tbody> <tr> <td>en</td> <td>1</td> </tr> <tr> <td>a</td> <td>0</td> </tr> <tr> <td>b</td> <td>1</td> </tr> <tr> <td>y3</td> <td>0</td> </tr> <tr> <td>y2</td> <td>0</td> </tr> <tr> <td>y1</td> <td>1</td> </tr> <tr> <td>y0</td> <td>0</td> </tr> </tbody> </table>	Name	Value	en	1	a	0	b	1	y3	0	y2	0	y1	1	y0	0																																	
Name	Value																																																		
en	1																																																		
a	0																																																		
b	1																																																		
y3	0																																																		
y2	0																																																		
y1	1																																																		
y0	0																																																		



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 17 / 51

Copyright ©2017. CAAS. All rights reserved.

11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

–	Experiment No.:	2	Marks		Date Planned		Date Conducted	
1	Title	Write a Verilog program for the combinational designs						
2	Course Outcomes	Design, verify and implement the functionality of various Combinational logic circuits.						
3	Aim	Write a Verilog program for the following combinational designs b. 8 to 3 (encoder without priority)						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept							
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors • step 6: simulate the design 						
7	Block, Circuit,	<pre> VERILOG CODE module enc8_3(i,en,y); input [7:0]i; input en; output reg [2:0]y; always @(i or en) begin if(en==1) y<=3'bzzz; else case(i) 8'b00000001:y<=3'b000; 8'b00000010:y<=3'b001; 8'b000000100:y<=3'b010; 8'b00001000:y<=3'b011; 8'b00010000:y<=3'b100; 8'b00100000:y<=3'b101; 8'b01000000:y<=3'b110; 8'b10000000:y<=3'b111; default:y<=3'bxxx; endcase end endmodule </pre>						

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 18 / 51

Copyright ©2017. CAAS. All rights reserved.

	Model Diagram, Reaction Equation, Expected Graph																																																																																																																																				
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> Truth table verification <p style="text-align: center;">Truth Table</p> <table border="1"> <thead> <tr> <th rowspan="2">en</th> <th colspan="8">Input</th> <th colspan="3">Output</th> </tr> <tr> <th>i[7]</th> <th>i[6]</th> <th>i[5]</th> <th>i[4]</th> <th>i[3]</th> <th>i[2]</th> <th>i[1]</th> <th>i[0]</th> <th>y[2]</th> <th>y[1]</th> <th>y[0]</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>X</td> <td>Z</td> <td>Z</td> <td>Z</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	en	Input								Output			i[7]	i[6]	i[5]	i[4]	i[3]	i[2]	i[1]	i[0]	y[2]	y[1]	y[0]	1	X	X	X	X	X	X	X	X	Z	Z	Z	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	1	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	1	0	0	1	0	0	0	0	0	0	1	1	0	0	1	0	0	0	0	0	0	0	1	1	1
en	Input								Output																																																																																																																												
	i[7]	i[6]	i[5]	i[4]	i[3]	i[2]	i[1]	i[0]	y[2]	y[1]	y[0]																																																																																																																										
1	X	X	X	X	X	X	X	X	Z	Z	Z																																																																																																																										
0	0	0	0	0	0	0	0	1	0	0	0																																																																																																																										
0	0	0	0	0	0	0	1	0	0	0	1																																																																																																																										
0	0	0	0	0	0	1	0	0	0	1	0																																																																																																																										
0	0	0	0	0	1	0	0	0	0	1	1																																																																																																																										
0	0	0	0	1	0	0	0	0	1	0	0																																																																																																																										
0	0	0	1	0	0	0	0	0	1	0	1																																																																																																																										
0	0	1	0	0	0	0	0	0	1	1	0																																																																																																																										
0	1	0	0	0	0	0	0	0	1	1	1																																																																																																																										
9	Sample Calculations																																																																																																																																				
10	Graphs, Outputs	<p>Simulation Waveforms</p>																																																																																																																																			
11	Results & Analysis																																																																																																																																				
12	Application Areas	Design of top level digital circuits.																																																																																																																																			
13	Remarks																																																																																																																																				
14	Faculty Signature with Date																																																																																																																																				

-	Experiment No.:	2	Marks		Date Planned		Date Conducted	
1	Title	Write a Verilog program for the combinational designs						

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 19 / 51

Copyright ©2017. CAAS. All rights reserved.

2	Course Outcomes	Design, verify and implement the functionality of various Combinational logic circuits.
3	Aim	Write a Verilog program for the following combinational designs b. 8 to 3 (encoder without priority)
4	Material Equipment Required	Lab Manual
5	Theory, Formula, Principle, Concept	
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors • step 6: simulate the design • step 7: FPGA implementation • step 8: stop
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<p>VERILOG CODE</p> <pre> module prienc(input [7:0] i, input en, output reg [2:0] y); always @(en,i) begin if(en==1) begin if (i[7]==1) y=3'b111; else if (i[6]==1) y=3'b110; else if (i[5]==1) y=3'b101; else if (i[4]==1) y=3'b100; else if (i[3]==1) y=3'b011; else if (i[2]==1) y=3'b010; else if (i[1]==1) y=3'b001; else if (i[0]==1) y=3'b000; else y=3'b000; end end else y=3'b000; end endmodule </pre>

EC
Prepared by
Approved

Checked by

end
else
y=3'b000;
end
endmodule



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 20 / 51

Copyright ©2017. cAAS. All rights reserved.

8	<p>Observation Table, Look-up Table, Output</p> <ul style="list-style-type: none"> Truth table verification <p style="text-align: center;">Truth Table</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="9">Input</th> <th colspan="3">Output</th> </tr> <tr> <th>en</th> <th>i₇</th> <th>i₆</th> <th>i₅</th> <th>i₄</th> <th>i₃</th> <th>i₂</th> <th>i₁</th> <th>i₀</th> <th>y₂</th> <th>y₁</th> <th>y₀</th> </tr> </thead> <tbody> <tr><td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>X</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table>	Input									Output			en	i ₇	i ₆	i ₅	i ₄	i ₃	i ₂	i ₁	i ₀	y ₂	y ₁	y ₀	0	X	X	X	X	X	X	X	X	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	1	X	0	0	1	1	0	0	0	0	0	1	X	X	0	1	0	1	0	0	0	0	1	X	X	X	0	1	1	1	0	0	0	1	X	X	X	X	1	0	0	1	0	0	1	X	X	X	X	X	1	0	1	1	0	1	X	X	X	X	X	X	1	1	0	1	1	X	X	X	X	X	X	X	1	1	1	
Input									Output																																																																																																																													
en	i ₇	i ₆	i ₅	i ₄	i ₃	i ₂	i ₁	i ₀	y ₂	y ₁	y ₀																																																																																																																											
0	X	X	X	X	X	X	X	X	0	0	0																																																																																																																											
1	0	0	0	0	0	0	0	1	0	0	0																																																																																																																											
1	0	0	0	0	0	0	1	X	0	0	1																																																																																																																											
1	0	0	0	0	0	1	X	X	0	1	0																																																																																																																											
1	0	0	0	0	1	X	X	X	0	1	1																																																																																																																											
1	0	0	0	1	X	X	X	X	1	0	0																																																																																																																											
1	0	0	1	X	X	X	X	X	1	0	1																																																																																																																											
1	0	1	X	X	X	X	X	X	1	1	0																																																																																																																											
1	1	X	X	X	X	X	X	X	1	1	1																																																																																																																											
9	Sample Calculations																																																																																																																																					
10	<p>Graphs, Outputs</p> <p>Simulation Waveforms</p>																																																																																																																																					
11	Results & Analysis																																																																																																																																					
12	Application Areas	Design of top level digital circuits.																																																																																																																																				
13	Remarks																																																																																																																																					
14	Faculty Signature with Date																																																																																																																																					

-	Experiment No.:	2	Marks		Date Planned		Date Conducted	
1	Title	Write a Verilog program for the combinational designs						
2	Course Outcomes	Design, verify and implement the functionality of various Combinational						

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 21 / 51

Copyright ©2017. CAAS. All rights reserved.

		logic circuits.																																								
3	Aim	Write a Verilog program for the following combinational designs c. 8 to 1 multiplexer.																																								
4	Material Equipment Required	<div style="display: flex; align-items: center;"> <div style="margin-right: 20px;"> <p>Black Box mux8</p> </div> <div> <p>Boolean Expression</p> $y = \overline{s[2]}.s[1].\overline{s[0]}.i[0] + \overline{s[1]}.s[1].s[0].i[1] + \overline{s[2]}.s[1].\overline{s[0]}.i[2] + \overline{s[2]}.s[1].s[0].i[3] + s[2].s[1].\overline{s[0]}.i[4] + s[2].s[1].s[0].i[5] + s[2].s[1].\overline{s[0]}.i[6] + s[2].s[1].s[0].i[7]$ </div> </div>																																								
5	Theory, Formula, Principle, Concept																																									
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors <pre> module mux8(i,s,y); input [7:0]i; input [2:0]s; output reg y; always @(i,s) begin case(s) 3'b000:y=i[0]; 3'b001:y=i[1]; 3'b010:y=i[2]; 3'b011:y=i[3]; 3'b100:y=i[4]; 3'b101:y=i[5]; 3'b110:y=i[6]; 3'b111:y=i[7]; default:y=3'b000; endcase end endmodule </pre>																																								
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																									
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification <p style="text-align: center;">Truth Table</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="3">Input</th> <th>Output</th> </tr> <tr> <th>sel[2]</th> <th>sel[1]</th> <th>sel[0]</th> <th>Y</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>i[0]</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>i[1]</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>i[2]</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>i[3]</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>i[4]</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>i[5]</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>i[6]</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>i[7]</td></tr> </tbody> </table>	Input			Output	sel[2]	sel[1]	sel[0]	Y	0	0	0	i[0]	0	0	1	i[1]	0	1	0	i[2]	0	1	1	i[3]	1	0	0	i[4]	1	0	1	i[5]	1	1	0	i[6]	1	1	1	i[7]
Input			Output																																							
sel[2]	sel[1]	sel[0]	Y																																							
0	0	0	i[0]																																							
0	0	1	i[1]																																							
0	1	0	i[2]																																							
0	1	1	i[3]																																							
1	0	0	i[4]																																							
1	0	1	i[5]																																							
1	1	0	i[6]																																							
1	1	1	i[7]																																							



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 22 / 51

Copyright ©2017. CAAS. All rights reserved.

9	Sample Calculations	
10	Graphs, Outputs	<p>Simulation Waveforms</p>
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

Experiment No.:	2	Marks	Date Planned	Date Conducted
1	Title	Write a Verilog program for the combinational designs		
2	Course Outcomes	Design, verify and implement the functionality of various Combinational logic circuits.		
3	Aim	d. 4 bit binary to gray converter		
4	Material Equipment Required	/ Lab Manual		
5	Theory, Formula, Principle, Concept	<p>BOOLEAN EXPRESSIONS</p> <p>G3= B3; G2= B3⊕B2; G1=B2⊕B1; G0=B1⊕B0;</p>		
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: write programming step 3: save the program step 4: check syntax step 5: if error then correct the errors step 6: simulate the design step 7: FPGA implementation <p>VERILOG CODE</p>		
7	Block, Circuit,	<pre> module binarytgray(B,G); input [3:0]B; output [3:0]G; assign G[3]=B[3]; assign G[2]=B[3]^B[2]; assign G[1]=B[2]^B[1]; assign G[0]=B[1]^B[0]; endmodule </pre>		

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 23 / 51

Copyright ©2017. CAAS. All rights reserved.

	Model Diagram, Reaction Equation, Expected Graph																																																																																																																																																	
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> Truth table verification <p style="text-align: center;">TRUTH TABLE</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="4">INPUT</th> <th colspan="4">OUTPUT</th> </tr> <tr> <th>B3</th> <th>B2</th> <th>B1</th> <th>B0</th> <th>G3</th> <th>G2</th> <th>G1</th> <th>G0</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table>	INPUT				OUTPUT				B3	B2	B1	B0	G3	G2	G1	G0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	0	0	0	1	1	0	0	1	1	0	0	1	0	0	1	0	0	0	1	1	0	0	1	0	1	0	1	1	1	0	1	1	0	0	1	0	1	0	1	1	1	0	1	0	0	1	0	0	0	1	1	0	0	1	0	0	1	1	1	0	1	1	0	1	0	1	1	1	1	1	0	1	1	1	1	1	0	1	1	0	0	1	0	1	0	1	1	0	1	1	0	1	1	1	1	1	0	1	0	0	1	1	1	1	1	1	0	0	0
INPUT				OUTPUT																																																																																																																																														
B3	B2	B1	B0	G3	G2	G1	G0																																																																																																																																											
0	0	0	0	0	0	0	0																																																																																																																																											
0	0	0	1	0	0	0	1																																																																																																																																											
0	0	1	0	0	0	1	1																																																																																																																																											
0	0	1	1	0	0	1	0																																																																																																																																											
0	1	0	0	0	1	1	0																																																																																																																																											
0	1	0	1	0	1	1	1																																																																																																																																											
0	1	1	0	0	1	0	1																																																																																																																																											
0	1	1	1	0	1	0	0																																																																																																																																											
1	0	0	0	1	1	0	0																																																																																																																																											
1	0	0	1	1	1	0	1																																																																																																																																											
1	0	1	0	1	1	1	1																																																																																																																																											
1	0	1	1	1	1	1	0																																																																																																																																											
1	1	0	0	1	0	1	0																																																																																																																																											
1	1	0	1	1	0	1	1																																																																																																																																											
1	1	1	0	1	0	0	1																																																																																																																																											
1	1	1	1	1	0	0	0																																																																																																																																											
9	Sample Calculations																																																																																																																																																	
10	Graphs, Outputs	<p>Simulation Waveforms</p>																																																																																																																																																
11	Results & Analysis																																																																																																																																																	
12	Application Areas	Design of top level digital circuits.																																																																																																																																																
13	Remarks																																																																																																																																																	
14	Faculty Signature with Date																																																																																																																																																	


EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 24 / 51

Copyright ©2017. CAAS. All rights reserved.

-	Experiment No.:	2	Marks		Date Planned		Date Conducted																																																									
1	Title	Write a Verilog program for the combinational designs																																																														
2	Course Outcomes	Design, verify and implement the functionality of various Combinational logic circuits.																																																														
3	Aim	e. 1:4 DEMUX																																																														
4	Material Equipment Required	/ Lab Manual																																																														
5	Theory, Formula, Principle, Concept	Black Box 		Boolean Expression $y_0 = \overline{s_1} \cdot \overline{s_0} \cdot I \cdot \overline{en}$ $y_1 = \overline{s_1} \cdot s_0 \cdot I \cdot \overline{en}$ $y_2 = s_1 \cdot \overline{s_0} \cdot I \cdot \overline{en}$ $y_3 = s_1 \cdot s_0 \cdot I \cdot \overline{en}$																																																												
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: write programming step 3: save the program step 4: check syntax step 5: if error then correct the errors step 6: simulate the design step 7: FPGA implementation step 8: stop 																																																														
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<pre> module demux(input s1,s0,I,en, output y3,y2,y1,y0); assign y0=(~s1)&(~s0)& I& ~en; assign y1=(~s1)& s0& I& ~en; assign y2=s1&(~s0)& I & ~en; assign y3=s1& s0 & I & ~en; endmodule </pre>																																																														
8	Observation Table, Look-up	Truth Table <table border="1" data-bbox="486 1915 941 2195"> <thead> <tr> <th colspan="4">INPUT</th> <th colspan="4">OUTPUT</th> </tr> <tr> <th>I</th> <th>en</th> <th>s1</th> <th>s0</th> <th>y3</th> <th>y2</th> <th>y1</th> <th>y0</th> </tr> </thead> <tbody> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>X</td><td>X</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table>					INPUT				OUTPUT				I	en	s1	s0	y3	y2	y1	y0	1	0	0	0	0	0	0	1	1	0	0	1	0	0	1	0	1	0	1	0	0	1	0	0	1	0	1	1	1	0	0	0	0	1	X	X	0	0	0	0	<ul style="list-style-type: none"> Truth table verification 	
INPUT				OUTPUT																																																												
I	en	s1	s0	y3	y2	y1	y0																																																									
1	0	0	0	0	0	0	1																																																									
1	0	0	1	0	0	1	0																																																									
1	0	1	0	0	1	0	0																																																									
1	0	1	1	1	0	0	0																																																									
0	1	X	X	0	0	0	0																																																									

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 25 / 51

Copyright ©2017. CAAS. All rights reserved.

	Table, Output	
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

–	Experiment No.:	2	Marks		Date Planned		Date Conducted	
1	Title	Write a Verilog program for the combinational designs						
2	Course Outcomes	Design, verify and implement the functionality of various Combinational logic circuits.						
3	Aim	e. 1:4 DEMUX						
4	Material Equipment Required	/Lab Manual						
5	Theory, Formula, Principle, Concept	<p style="text-align: center;">4 bit comparator BLACK BOX</p>						

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 26 / 51

Copyright ©2017. cAAS. All rights reserved.

6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors • step 6: simulate the design <pre> module COMP(ntation input [3:0] a,b, output l,e,g); reg l,e,g; always @(a or b) begin l=0; e=0; g=0; if(a>b) begin l=0; e=0; g=1; end else if (a<b) begin l=1; e=0; g=0; end else begin l=0; e=1; g=0; end end endmodule </pre>
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	
8	Observation Table, Look-up	<ul style="list-style-type: none"> • Truth table verification

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 27 / 51

Copyright ©2017. CAAS. All rights reserved.

Table, Output	<p style="text-align: center;">TRUTH TABLE</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="8">INPUT</th> <th colspan="3">OUTPUT</th> </tr> <tr> <th>a3</th> <th>a2</th> <th>a1</th> <th>a0</th> <th>b3</th> <th>b2</th> <th>b1</th> <th>b0</th> <th>l</th> <th>e</th> <th>g</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> </tbody> </table>		INPUT								OUTPUT			a3	a2	a1	a0	b3	b2	b1	b0	l	e	g	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	1	0	0	1	1	0	0	0	1	1	1	1	1	0	0	1	0	0	1	1	1	1	1	1	0	0	1	1	1	1	1	1	1	1	0	1	0
INPUT								OUTPUT																																																																							
a3	a2	a1	a0	b3	b2	b1	b0	l	e	g																																																																					
0	0	0	0	0	0	0	0	0	1	0																																																																					
1	0	0	0	0	1	1	1	0	0	1																																																																					
1	0	0	0	1	1	1	1	1	0	0																																																																					
1	0	0	1	1	1	1	1	1	0	0																																																																					
1	1	1	1	1	1	1	1	0	1	0																																																																					
9 Sample Calculations																																																																															
10 Graphs, Outputs																																																																															
11 Results & Analysis																																																																															
12 Application Areas	Design of top level digital circuits.																																																																														
13 Remarks																																																																															
14 Faculty Signature with Date																																																																															

Experiment 03 : Write a Verilog code to model 32 bit ALU

-	Experiment No.:	3	Marks		Date Planned		Date Conducted	
1	Title	Write a Verilog code to model 32 bit ALU						
2	Course Outcomes	Design and Analyze the functionality of 32 bit ALU.						
3	Aim	Write a Verilog code to model 32 bit ALU						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept							

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 28 / 51

Copyright ©2017. CAAS. All rights reserved.

6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: write the verilog program step 3: save the program step 4: check syntax step 5: if error then correct the errors <pre> module alu(input [3:0] a,b,s, input en, output reg[7:0] y); always@(a, b, s, en, y) begin if(en==1) begin case (s) 4'd0: y=a+b; 4'd1: y=a-b; 4'd2: y=a*b; 4'd3: y={4'd0, ~a}; 4'd4: y={4'd0, (a & b)}; 4'd5: y={4'd0, (a b)}; 4'd6: y={4'd0, (a ^ b)}; 4'd7: y={4'd0, ~(a & b)}; 4'd8: y={4'd0, ~(a b)}; 4'd9: y={4'd0, ~(a ^ b)}; default: y=8'b00000000; endcase end </pre>																																																																														
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																																																															
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> Truth table verification <table border="1" data-bbox="512 1760 1098 2145"> <thead> <tr> <th colspan="5">INPUT</th> <th>OUTPUT</th> </tr> <tr> <th>Operation</th> <th>en</th> <th>S</th> <th>A</th> <th>B</th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>A+B</td> <td>1</td> <td>0000</td> <td>0111</td> <td>0010</td> <td>00001001</td> </tr> <tr> <td>A-B</td> <td>1</td> <td>0001</td> <td>0111</td> <td>0010</td> <td>00000101</td> </tr> <tr> <td>A*B</td> <td>1</td> <td>0010</td> <td>0111</td> <td>0010</td> <td>00001110</td> </tr> <tr> <td>Not A</td> <td>1</td> <td>0011</td> <td>0111</td> <td>0010</td> <td>11111000</td> </tr> <tr> <td>A and B</td> <td>1</td> <td>0100</td> <td>0111</td> <td>0010</td> <td>00000010</td> </tr> <tr> <td>A or B</td> <td>1</td> <td>0101</td> <td>0111</td> <td>0010</td> <td>00000111</td> </tr> <tr> <td>A xor B</td> <td>1</td> <td>0110</td> <td>0111</td> <td>0010</td> <td>00000101</td> </tr> <tr> <td>A nand B</td> <td>1</td> <td>0111</td> <td>0111</td> <td>0010</td> <td>11111101</td> </tr> <tr> <td>A nor B</td> <td>1</td> <td>1000</td> <td>0111</td> <td>0010</td> <td>11111000</td> </tr> <tr> <td>A xnor B</td> <td>1</td> <td>1001</td> <td>0111</td> <td>0010</td> <td>11111010</td> </tr> <tr> <td>Any operation</td> <td>0</td> <td>S</td> <td>1001</td> <td>0111</td> <td>00000000</td> </tr> </tbody> </table>	INPUT					OUTPUT	Operation	en	S	A	B	Y	A+B	1	0000	0111	0010	00001001	A-B	1	0001	0111	0010	00000101	A*B	1	0010	0111	0010	00001110	Not A	1	0011	0111	0010	11111000	A and B	1	0100	0111	0010	00000010	A or B	1	0101	0111	0010	00000111	A xor B	1	0110	0111	0010	00000101	A nand B	1	0111	0111	0010	11111101	A nor B	1	1000	0111	0010	11111000	A xnor B	1	1001	0111	0010	11111010	Any operation	0	S	1001	0111	00000000
INPUT					OUTPUT																																																																											
Operation	en	S	A	B	Y																																																																											
A+B	1	0000	0111	0010	00001001																																																																											
A-B	1	0001	0111	0010	00000101																																																																											
A*B	1	0010	0111	0010	00001110																																																																											
Not A	1	0011	0111	0010	11111000																																																																											
A and B	1	0100	0111	0010	00000010																																																																											
A or B	1	0101	0111	0010	00000111																																																																											
A xor B	1	0110	0111	0010	00000101																																																																											
A nand B	1	0111	0111	0010	11111101																																																																											
A nor B	1	1000	0111	0010	11111000																																																																											
A xnor B	1	1001	0111	0010	11111010																																																																											
Any operation	0	S	1001	0111	00000000																																																																											

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 29 / 51


Copyright ©2017. CAAS. All rights reserved.

9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

Experiment 04 : Develop the Verilog code for the following flip-flops: SR, D, JK and T.

-	Experiment No.:	4	Marks	Date Planned	Date Conducted
1	Title	Develop the Verilog code for the SR flip-flop. SR			
2	Course Outcomes	Design, verify and implement the functionality of Flipflops.			
3	Aim	Develop the Verilog code for the following flip-flops: SR, D, JK and T.			
4	Material Equipment	/Lab Manual			

EC
Prepared by
Approved



Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 30 / 51

Copyright ©2017. CAAS. All rights reserved.

	Required																									
5	Theory, Formula, Principle, Concept																									
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write the program • step 3: save the program • step 4: check syntax • step 5:if error then correct the errors <pre> module srff(input clk,rst, input [1:0]SR, output reg q, qb); </pre>																								
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<pre> always@(posedge clk or posedge rst) begin if(rst==1) begin q=1'b0; qb=~q; end else begin case (SR) 2'b01:begin q = 1'b0;qb = 1'b1; end 2'b10:begin q = 1'b1;qb = 1'b0; end 2'b11:begin q = 1'b1;qb = 1'b1; end default: begin end endcase end end endmodule </pre>																								
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification <p style="text-align: center;">Truth Table</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>rst</th> <th>S R</th> <th>Q</th> <th>Qb</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X X</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0 0</td> <td>Q</td> <td>Qb</td> </tr> <tr> <td>0</td> <td>0 1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1 0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1 1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	rst	S R	Q	Qb	1	X X	0	1	0	0 0	Q	Qb	0	0 1	0	1	0	1 0	1	0	0	1 1	1	1
rst	S R	Q	Qb																							
1	X X	0	1																							
0	0 0	Q	Qb																							
0	0 1	0	1																							
0	1 0	1	0																							
0	1 1	1	1																							

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 31 / 51

Copyright ©2017. CAAS. All rights reserved.

9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

–	Experiment No.:	4	Marks		Date Planned		Date Conducted	
1	Title	Develop the Verilog code for the following flip-flop: JK FF						
2	Course Outcomes	Design, verify and implement the functionality of Flipflops.						
3	Aim	Develop the Verilog code for the following flip-flops: SR, D, JK and T.						
4	Material Equipment Required	/Lab Manual						
5	Theory, Formula, Principle, Concept							

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 32 / 51

Copyright ©2017. CAAS. All rights reserved.

6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> step 1: start step 2: write the program step 3: save the program step 4: check syntax step 5: if error then correct the errors step 6: simulate the design step 7: FPGA implementation step 8: stop 																								
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<pre> module jk_ff(input [1:0] jk, input rst,clk, output reg q,qb); always@(posedge clk,posedge rst) begin if(rst==1) begin q=1'b0; qb=~q; end else begin case (jk) 2'b01:q=1'b0; 2'd10:q=1'b1; 2'b11:q=~q; default: begin end endcase qb = ~q; end end endmodule </pre>																								
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> Truth table verification <p style="text-align: center;">Truth Table</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>rst</th> <th>J K</th> <th>Q</th> <th>Qb</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X X</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0 0</td> <td>Q</td> <td>Qb</td> </tr> <tr> <td>0</td> <td>0 1</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1 0</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1 1</td> <td colspan="2" style="text-align: center;">Toggle</td> </tr> </tbody> </table>	rst	J K	Q	Qb	1	X X	0	1	0	0 0	Q	Qb	0	0 1	0	1	0	1 0	1	0	0	1 1	Toggle	
rst	J K	Q	Qb																							
1	X X	0	1																							
0	0 0	Q	Qb																							
0	0 1	0	1																							
0	1 0	1	0																							
0	1 1	Toggle																								
9	Sample Calculations																									



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 33 / 51

Copyright ©2017. CAAS. All rights reserved.

10	Graphs, Outputs	<table border="1"> <thead> <tr> <th>Name</th> <th>Value</th> </tr> </thead> <tbody> <tr> <td>jk[1:0]</td> <td>00</td> </tr> <tr> <td>rst</td> <td>0</td> </tr> <tr> <td>clk</td> <td>1</td> </tr> <tr> <td>q</td> <td>0</td> </tr> <tr> <td>qb</td> <td>1</td> </tr> </tbody> </table>	Name	Value	jk[1:0]	00	rst	0	clk	1	q	0	qb	1
Name	Value													
jk[1:0]	00													
rst	0													
clk	1													
q	0													
qb	1													
11	Results & Analysis													
12	Application Areas	Design of top level digital circuits.												
13	Remarks													
14	Faculty Signature with Date													

-	Experiment No.:	4	Marks		Date Planned		Date Conducted
1	Title	Develop the Verilog code for the following flip-flops: SR, D, JK and T.					
2	Course Outcomes	Design, verify and implement the functionality of Flipflops.					
3	Aim	Develop the Verilog code for the following flip-flop: D FF					
4	Material Equipment Required	/Lab Manual					
5	Theory, Formula, Principle, Concept	<p>Black Box</p>					
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write the program • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors • step 6: simulate the design • step 7: FPGA implementation • step 8: stop 					
7	Block, Circuit, Model Diagram,	<ul style="list-style-type: none"> • - • - 					

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 34 / 51

Copyright ©2017. CAAS. All rights reserved.

	Reaction Equation, Expected Graph	• -
8	Observation Table, Look-up Table, Output	• Truth table verification
9	Sample Calculations	<pre> module dff(input d,clk,rst, output q,qb); reg q,qb; always@(posedge clk,posedge rst) begin if (rst==1) begin q=0; qb=~q; end else begin q=d; qb=~q; end end endmodule </pre>
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

-	Experiment No.:	4	Marks		Date Planned		Date Conducted	
1	Title	Develop the Verilog code for the following flip-flops: T FF.						
2	Course Outcomes	Design, verify and implement the functionality of Flipflops.						
3	Aim	Develop the Verilog code for the following flip-flops: SR, D, JK and T.						
4	Material	/Lab Manual						

EC


Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 35 / 51

Copyright ©2017. CAAS. All rights reserved

Equipment Required	<p style="text-align: center;">Black Box</p> 																
5 Theory, Formula, Principle, Concept																	
6 Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write the program • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors <p style="text-align: center;">Simulate the design</p> <pre> module tff(t,clk,rst,q,qb); input t,clk,rst; output q,qb; reg q,qb; always@(posedge clk,posedge rst) begin if (rst==1) begin q=0;qb=~q; end else if(t==1) begin q=~ q; qb = ~q; end end endmodule </pre>																
7 Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<p style="text-align: center;">Truth Table</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>rst</th> <th>T</th> <th>Q</th> <th>Qb</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>0</td> <td>Q</td> <td>Qb</td> </tr> <tr> <td>0</td> <td>1</td> <td colspan="2" style="text-align: center;">Toggle</td> </tr> </tbody> </table>	rst	T	Q	Qb	1	X	0	1	0	0	Q	Qb	0	1	Toggle	
rst	T	Q	Qb														
1	X	0	1														
0	0	Q	Qb														
0	1	Toggle															
8 Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification 																



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 36 / 51

Copyright ©2017. CAAS. All rights reserved.

9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

Experiment 05 : Design a 4 bit binary, BCD counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.

-	Experiment No.:	5	Marks		Date Planned		Date Conducted	
1	Title	Design a 4 bit binary counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.						
2	Course Outcomes	Design, verify and implement the functionality of counters.						
3	Aim	Design a 4 bit binary, BCD counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept							
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write the program • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors • step 6: simulate the design • step 7: FPGA implementation • step 8: stop 						
7	Block, Circuit, Model Diagram,	<ul style="list-style-type: none"> • - • - 						

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 37 / 51

Copyright ©2017. CAAS. All rights reserved.

	Reaction Equation, Expected Graph	• -
8	Observation Table, Look-up Table, Output	• Truth table verification
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

-	Experiment No.:	5	Marks		Date Planned		Date Conducted	
1	Title	Design a 4 bit binary, BCD counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.						
2	Course Outcomes	Design, verify and implement the functionality of counters.						
3	Aim	Design a 4 bit binary, BCD counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.						
4	Material Equipment Required	/Lab Manual						
5	Theory, Formula, Principle, Concept							
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write the program • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors • step 6: simulate the design • step 7: FPGA implementation • step 8: stop 						

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 38 / 51

Copyright ©2017. CAAS. All rights reserved.

<p>7 Block, Circuit, Model Diagram, Reaction Equation, Expected Graph</p>	<pre> module binarycounter(input clk, clr,dir, output[3:0] q); reg [3:0] count; always @(posedge clk or posedge clr) begin if(clr) count <= 4'h0; else if (dir) count <= count - 4'd1; else count <= count + 4'd1; end assign q = count; endmodule </pre>																																																								
<p>8 Observation Table, Look-up Table, Output</p>	<ul style="list-style-type: none"> Truth table verification <table border="1" data-bbox="518 1120 901 1780"> <thead> <tr> <th rowspan="2">clk</th> <th>dir=0</th> <th>dir=1</th> </tr> <tr> <th>q</th> <th>q</th> </tr> </thead> <tbody> <tr><td>1</td><td>0000</td><td>1111</td></tr> <tr><td>1</td><td>0001</td><td>1110</td></tr> <tr><td>1</td><td>0010</td><td>1101</td></tr> <tr><td>1</td><td>0011</td><td>1100</td></tr> <tr><td>1</td><td>0100</td><td>1011</td></tr> <tr><td>1</td><td>0101</td><td>1010</td></tr> <tr><td>1</td><td>0110</td><td>1001</td></tr> <tr><td>1</td><td>0111</td><td>1000</td></tr> <tr><td>1</td><td>1000</td><td>0111</td></tr> <tr><td>1</td><td>1001</td><td>0110</td></tr> <tr><td>1</td><td>1010</td><td>0101</td></tr> <tr><td>1</td><td>1011</td><td>0100</td></tr> <tr><td>1</td><td>1100</td><td>0011</td></tr> <tr><td>1</td><td>1101</td><td>0010</td></tr> <tr><td>1</td><td>1110</td><td>0001</td></tr> <tr><td>1</td><td>1111</td><td>0000</td></tr> <tr><td>0</td><td>0000</td><td>1111</td></tr> </tbody> </table>	clk	dir=0	dir=1	q	q	1	0000	1111	1	0001	1110	1	0010	1101	1	0011	1100	1	0100	1011	1	0101	1010	1	0110	1001	1	0111	1000	1	1000	0111	1	1001	0110	1	1010	0101	1	1011	0100	1	1100	0011	1	1101	0010	1	1110	0001	1	1111	0000	0	0000	1111
clk	dir=0		dir=1																																																						
	q	q																																																							
1	0000	1111																																																							
1	0001	1110																																																							
1	0010	1101																																																							
1	0011	1100																																																							
1	0100	1011																																																							
1	0101	1010																																																							
1	0110	1001																																																							
1	0111	1000																																																							
1	1000	0111																																																							
1	1001	0110																																																							
1	1010	0101																																																							
1	1011	0100																																																							
1	1100	0011																																																							
1	1101	0010																																																							
1	1110	0001																																																							
1	1111	0000																																																							
0	0000	1111																																																							
<p>9 Sample Calculations</p>																																																									



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 39 / 51

Copyright ©2017. CAAS. All rights reserved.

10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

–	Experiment No.:	5	Marks		Date Planned		Date Conducted	
1	Title	Design a 4 bit BCD counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.						
2	Course Outcomes	Design, verify and implement the functionality of counters.						
3	Aim	Design a 4 bit BCD counters (Synchronous reset and Asynchronous reset) and “any sequence” counters, using Verilog code.						
4	Material Equipment Required	/Lab Manual						
5	Theory, Formula, Principle, Concept	<p style="text-align: center;">BLACKBOX</p>						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write the program • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors 						

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 40 / 51

Copyright ©2017. cAAS. All rights reserved.

		<pre> module bcd(rst,clk,q); input rst,clk; output reg[3:0] q; always@(posedge clk or posedge rst) begin if(rst) q=4'd0; else begin q=q+1'b1; if (q==4'd10) q=4'd0; end end end endmodule </pre>																																							
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph																																								
8	Observation Table, Look-up Table, Output	<table border="1"> <thead> <tr> <th colspan="2">INPUT</th> <th>OUTPUT</th> </tr> <tr> <th>Rst</th> <th>Clk</th> <th>Q</th> </tr> </thead> <tbody> <tr><td>0</td><td>1</td><td>0000</td></tr> <tr><td>0</td><td>1</td><td>0001</td></tr> <tr><td>0</td><td>1</td><td>0010</td></tr> <tr><td>0</td><td>1</td><td>0011</td></tr> <tr><td>0</td><td>1</td><td>0100</td></tr> <tr><td>0</td><td>1</td><td>0101</td></tr> <tr><td>0</td><td>1</td><td>0110</td></tr> <tr><td>0</td><td>1</td><td>0111</td></tr> <tr><td>0</td><td>1</td><td>1000</td></tr> <tr><td>0</td><td>1</td><td>1001</td></tr> <tr><td>1</td><td>X</td><td>0000</td></tr> </tbody> </table> <ul style="list-style-type: none"> Truth table verification 	INPUT		OUTPUT	Rst	Clk	Q	0	1	0000	0	1	0001	0	1	0010	0	1	0011	0	1	0100	0	1	0101	0	1	0110	0	1	0111	0	1	1000	0	1	1001	1	X	0000
INPUT		OUTPUT																																							
Rst	Clk	Q																																							
0	1	0000																																							
0	1	0001																																							
0	1	0010																																							
0	1	0011																																							
0	1	0100																																							
0	1	0101																																							
0	1	0110																																							
0	1	0111																																							
0	1	1000																																							
0	1	1001																																							
1	X	0000																																							
9	Sample Calculations																																								
10	Graphs, Outputs																																								
11	Results & Analysis																																								



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 41 / 51

Copyright ©2017. CAAS. All rights reserved.

12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

Experiment 06 : Write HDL code to display messages on an alpha numeric LCD display

-	Experiment No.:	1	Marks		Date Planned		Date Conducted	
1	Title	Write HDL code to display messages on an alpha numeric LCD display						
2	Course Outcomes	Design the digital system for Interfacing FPGA with Hex Keypad.						
3	Aim	Write HDL code to display messages on an alpha numeric LCD display						
4	Material Equipment Required	/Lab Manual						
5	Theory, Formula, Principle, Concept							
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5:if error then correct the errors • step 6:simulate the design • step 7: FPGA implementation • step 8: stop 						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • - • - • - 						
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification 						
9	Sample Calculations							
10	Graphs, Outputs							
11	Results & Analysis							
12	Application Areas	Design of top level digital circuits.						
13	Remarks							
14	Faculty Signature with Date							

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 42 / 51

Copyright ©2017. cAAS. All rights reserved.

Experiment 07 : Write HDL code to control speed, direction of DC and Stepper motor.

-	Experiment No.:	8	Marks		Date Planned		Date Conducted
1	Title	Write HDL code to control speed, direction of DC and Stepper motor.					
2	Course Outcomes	Design the digital system for Controlling the speed and direction of stepper motor using HDL					
3	Aim	Write HDL code to control speed, direction of DC and Stepper motor.					
4	Material Equipment Required	/Lab Manual					
5	Theory, Formula, Principle, Concept						
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5:if error then correct the errors • step 6:simulate the design • step 7: FPGA implementation • step 8: stop 					
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • - • - • - 					
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification 					
9	Sample Calculations						
10	Graphs, Outputs						
11	Results & Analysis						
12	Application Areas	Design of top level digital circuits.					
13	Remarks						
14	Faculty Signature with Date						

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 43 / 51

Copyright ©2017. cAAS. All rights reserved.

Experiment 08 : Write HDL code to accept Analog signal, Temperature sensor and display the data on LCD or Seven segment display.

-	Experiment No.:	9	Marks		Date Planned		Date Conducted	
1	Title	Write HDL code to accept Analog signal, Temperature sensor and display the data on LCD or Seven segment display.						
2	Course Outcomes	Design the digital system for Interfacing FPGA with temperature sensor						
3	Aim	Write HDL code to accept Analog signal, Temperature sensor and display the data on LCD or Seven segment display.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept							
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5: if error then correct the errors • step 6: simulate the design • step 7: FPGA implementation • step 8: stop 						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • - • - • - 						
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification 						
9	Sample Calculations							
10	Graphs, Outputs							
11	Results & Analysis							
12	Application Areas	Design of top level digital circuits.						
13	Remarks							
14	Faculty Signature with Date							

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 44 / 51

Copyright ©2017. CAAS. All rights reserved.

Experiment 10 : Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.,) using DAC – change the frequency.

-	Experiment No.:	10	Marks		Date Planned		Date Conducted	
1	Title	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.,) using DAC – change the frequency.						
2	Course Outcomes	Study of DAC and generation of different signals using HDL .						
3	Aim	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.,) using DAC – change the frequency.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept							
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5:if error then correct the errors • step 6:simulate the design • step 7: FPGA implementation • step 8: stop 						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph							
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification 						
9	Sample Calculations							
10	Graphs, Outputs							
11	Results & Analysis							
12	Application Areas	Design of top level digital circuits.						
13	Remarks							
14	Faculty Signature with Date							

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 45 / 51

Copyright ©2017. CAAS. All rights reserved.

-	Experiment No.:	10	Marks		Date Planned		Date Conducted	
1	Title	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.) using DAC – change the frequency.						
2	Course Outcomes	Study of DAC and generation of different signals using HDL .						
3	Aim	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.) using DAC – change the frequency.						
4	Material Equipment Required	/ Lab Manual						
5	Theory, Formula, Principle, Concept							
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5:if error then correct the errors • step 6:simulate the design • step 7: FPGA implementation • step 8: stop 						
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • - • - • - 						
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification 						
9	Sample Calculations							
10	Graphs, Outputs							
11	Results & Analysis							
12	Application Areas	Design of top level digital circuits.						
13	Remarks							
14	Faculty Signature with Date							

-	Experiment No.:	10	Marks		Date Planned		Date Conducted	
---	-----------------	----	-------	--	--------------	--	----------------	--

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 46 / 51

Copyright ©2017. CAAS. All rights reserved.

		d
1	Title	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.) using DAC – change the frequency.
2	Course Outcomes	Study of DAC and generation of different signals using HDL .
3	Aim	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.) using DAC – change the frequency.
4	Material Equipment Required	/Lab Manual
5	Theory, Formula, Principle, Concept	
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5:if error then correct the errors • step 6:simulate the design • step 7: FPGA implementation • step 8: stop
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • - • - • -
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

-	Experiment No.:	10	Marks		Date Planned		Date Conducted	
1	Title	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.) using DAC – change the frequency.						

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 47 / 51

Copyright ©2017. CAAS. All rights reserved.

2	Course Outcomes	Study of DAC and generation of different signals using HDL .
3	Aim	Write HDL code to generate different waveforms (Sine, Square, Triangle, Ramp etc.) using DAC – change the frequency.
4	Material Equipment Required	/Lab Manual
5	Theory, Formula, Principle, Concept	
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5:if error then correct the errors • step 6:simulate the design • step 7: FPGA implementation • step 8: stop
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • - • - • -
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

Experiment 11 : Write HDL code to simulate Elevator operation.

-	Experiment No.:	1	Marks		Date Planned		Date Conducte d	
1	Title	Write HDL code to simulate Elevator operation.						
2	Course Outcomes	Design an Elevator						
3	Aim	Write HDL code to simulate Elevator operation.						
4	Material Equipment Required	/Lab Manual						

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 48 / 51

Copyright ©2017. CAAS. All rights reserved.

5	Theory, Formula, Principle, Concept	
6	Procedure, Program, Activity, Algorithm, Pseudo Code	<ul style="list-style-type: none"> • step 1: start • step 2: write programming • step 3: save the program • step 4: check syntax • step 5:if error then correct the errors • step 6:simulate the design • step 7: FPGA implementation • step 8: stop
7	Block, Circuit, Model Diagram, Reaction Equation, Expected Graph	<ul style="list-style-type: none"> • - • - • -
8	Observation Table, Look-up Table, Output	<ul style="list-style-type: none"> • Truth table verification
9	Sample Calculations	
10	Graphs, Outputs	
11	Results & Analysis	
12	Application Areas	Design of top level digital circuits.
13	Remarks	
14	Faculty Signature with Date	

EC
Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 49 / 51

Copyright ©2017. cAAS. All rights reserved.

APPENDIX-1 DETAILED PROCEDURE FOR PROGRAM EXECUTION

Procedure To Work With Xilinx Tool :

To Create A Project

1. Double Click On XILINX ISE Icon
2. In ise project navigator window go to file and click on new project
3. Give any project name and note down the path, click next
4. Select spartan6 in family field and click next

To write HDL code

1. go to hierarchy window
2. right click on XC6SLX4-3TQC144
3. click on new source
4. select vhdl or verilog module
5. give file name without space and note down the path, click next
6. give name to input and output variable and click next
7. click on finish
8. type the program in editor window and save it
9. select the file hierarchy window
10. go to process window and click on synthesize- xst

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 50 / 51

Copyright ©2017. cAAS. All rights reserved.

11. double click on check syntax

12. to check syntax error click on console if any error is present click on particular error and fix the error

To Check Simulation Result

1. Select Simulation
2. Select Program In Hierarchy Window
3. Open Isim Simulator In Process Window
4. Double Click On Simulate Behavioral Model
5. Simulation Window Will Open
6. Right Click On Input(At A Time One Input)
7. Click On Force Constant
8. Enter The Input Value In "force To Value" Field
9. Apply And Then Ok
10. Repeat Steps 6 To 9 For All Inputs
11. In Time Period Field Make It To 1second
12. Click On Run For The Time Specified On Toolbar
13. Verify The Simulation Results With Truth Table

Procedure To Download Onto Fpga:

Procedure For Creating A Bit File

1. Only One Program Should Be Available In Hierarchy Window
2. Select File (program)
3. Go To User Constraints In Process Window
4. Double Click On I/O Pin Planning (plan Ahead) Pre-Synthesis
5. Click On Yes
6. In I/O Ports Window Open Scalar Ports
7. I/O Port Properties Window Should Be Opened
8. Click On Site And
9. Enter The Pin No (provided By Vendor) Example: P124- And Click On Apply
(assigning Pin Will Be Done For All Inputs And Outputs)

EC

Prepared by
Approved

Checked by



SKIT	Teaching Process	Rev No.: 1.0
Doc Code:	EC.SKIT.Ph5b1.F03	Date: 01-08-2019
Title:	Course Lab Manual	Page: 51 / 51

Copyright ©2017. CAAS. All rights reserved.

10. Click On Save

11. Ucf File Will Be Created In Hierarchy Window

12. In Process Window Double Click On Design: Generate Programming File

13. In Process Window Double Click On Configure Target Device->Ok

14. Bit File Will Be Generated

Procedure For Dumping Bit File On To The FPGA Kit

1. Double Click On Vsf-6-2.0(Present On Desktop)

2. Check Com Port Number (right Click My Computer-->Manage-->Device
Manager-->Open Ports(Com&Lpt))

3. Select Particular Com Port Number

4. In VSF-6-2.0 Window Select File And Click On Load File

5. Select The Particular Bit File And Click On Open

6. Click On Configure File

“FPGA Programmed Successfully” Will Be Displayed

7. Verify The Results With Truth Table